Method And Apparatus For A Zero Voltage Processor Sleep State

ABSTRACT

Embodiments of the invention relate to a method and apparatus for a zero voltage processor sleep state. A processor may include a dedicated cache memory. A voltage regulator may be coupled to the processor to provide an operating voltage to the processor. During a transition to a zero voltage power management state for the processor, the operational voltage applied to the processor by the voltage regulator may be reduced to approximately zero and the state variables associated with the processor may be saved to the dedicated cache memory.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is continuation of U.S. patent application Ser. No.14/496,345, filed Sep. 25, 2014, which is a continuation of U.S. patentapplication Ser. No. 12/706,631, filed on Feb. 16, 2010, now U.S. Pat.No. 8,707,062, issued Apr. 22, 2014, which is a continuation of U.S.patent application Ser. No. 11/323,254, filed on Dec. 30, 2005, now U.S.Pat. No. 7,664,970, issued on Feb. 16, 2010, all of which are herebyincorporated by reference in their entirety into this application.

NOTICE OF RELATED APPLICATIONS

This application is related to U.S. application Ser. No. 10/931,565filed Aug. 31, 2004 by inventors Kurts, et al., assigned to IntelCorporation, now U.S. Pat. No. 7,363,523, Issued Apr. 22, 2008; U.S.application Ser. No. 10/934,034 filed Sep. 3, 2004 by inventors Naveh,et al. assigned to Intel Corporation, now U.S. Pat. No. 7,451,333,Issued Nov. 11, 2008; U.S. application Ser. No. 11/024,538 filed Dec.28, 2004 by inventors Naveh et al. assigned to Intel Corporation nowabandoned; U.S. application Ser. No. 10/899,674 filed Jul. 27, 2004 byinventors Naveh et al. assigned to Intel Corporation, now Issued U.S.Pat. No. 7,966,511, Issued Jun. 21, 2011; and U.S. application Ser. No.11/323,259 filed Dec. 30, 2005, by inventor Jahagirdar, now abandoned,assigned to Intel Corporation.

BACKGROUND

1. Field

Embodiments of the invention relate to the field of electronic systemsand power management. More particularly, embodiments of the inventionrelate to a method and apparatus for a zero voltage processor sleepstate.

2. Description of Related Art

As the trend toward advanced microprocessors, e.g. central processingunits (CPUs), with more transistors and higher frequencies continues togrow, computer designers and manufacturers are often faced withcorresponding increases in power and energy consumption. Particularly inmobile devices, increased power consumption can lead to overheating,which may negatively affect performance, and can significantly reducebattery life. Because batteries typically have a limited capacity,running the processor of a mobile device more than necessary could drainthe capacity more quickly than desired.

Thus, power consumption continues to be an important issue for mobiledevices including laptop computers, wireless handsets, personal digitalassistants, etc. In today's mobile devices, for example, to addresspower dissipation concerns, certain components may be placed into lowerpower sleep states based on reduced activity or demand.

For one approach, an operating system may support a built-in powermanagement software interface such as Advanced Configuration and PowerInterface (ACPI) (e.g. Advanced Configuration and Power Interface, Ver.x285, June 2004). ACPI describes a power management policy includingvarious “C states” that may be supported by processors and/or chipsets.For this policy, C0 is defined as the Run Time state in which theprocessor operates at high voltage and high frequency. C1 is defined asthe Auto HALT state in which the core clock is stopped internally. C2 isdefined as the Stop Clock state in which the core clock is stoppedexternally. C3 is defined as a Deep Sleep state in which all processorclocks are shut down, and C4 is defined as a Deeper Sleep state in whichall processor clocks are stopped and the processor voltage is reduced toa lower data retention point. Various additional deeper sleep powerstates C5 . . . Cn have also been proposed. These additional powerstates are characterized by equivalent semantics of the C1 through C4powers states, but with different entry/exit latencies and powersavings.

In operation, to enter the deeper sleep states, ACPI may detect a timeslot in which there are no new or pending interrupts to the mobileprocessor. The ACPI policy then uses an input/output (I/O) controller orother chipset features to place the mobile processor into the deepersleep states.

Once the processor is placed into the deeper sleep state, a break eventor interrupt from the operating system or another source may be sent tothe chipset, and the chipset will then allow the processor to exit thedeeper sleep state. The ability to transition between various powermanagement states, including deeper sleep states, may enable powerdissipation to be reduced and battery life to be increased.

Currently, entry into deeper sleep states is done by referencing anexternal voltage reference in a processor voltage regulator circuit andregulating to this reference voltage whenever a platform “Deeper Sleep”signal such as a DPRSLPVR signal or other similar signal is asserted bythe I/O controller or other integrated circuit. The voltage regulatorthen transitions from a first voltage to a second lower voltageassociated with the deeper sleep state. Upon exiting the deeper sleepstate, a voltage transition in the other direction takes place with asimilar specified time window.

As previously noted, obtaining low power sleep states is important toachieving better battery life in mobile devices. The mobile devicemarket is a fiercely competitive product space and one of the key areasfor advancement in this space is low-power solutions to preserve batterylife.

Unfortunately, existing deeper sleep states for processors in mobiledevices still burn a non-negligible amount of power because voltage isstill required to be applied to the processor and cannot be completelypowered off.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flow diagram illustrating a process to transition into andtransition out of a zero voltage power management state for a processor,according to one embodiment of the present invention.

FIGS. 2A and 2B are block diagrams of an exemplary system that may beutilized to implement the zero voltage power management state approach,according to one embodiment of the present invention.

FIG. 3 is a block diagram illustrating an example of a dedicated sleepstate SRAM cache and an SRAM interface, according to one embodiment ofthe present invention.

FIG. 4 is a flow diagram illustrating a process that may be utilized toenter into a zero voltage processor sleep state, according to oneembodiment of the present invention.

FIG. 5 is a flow diagram illustrating a process that may be utilized toexit out of the zero voltage processor sleep state, according to oneembodiment of the invention.

DESCRIPTION

In the following description, the various embodiments of the inventionwill be described in detail. However, such details are included tofacilitate understanding of the invention and to describe exemplaryembodiments for employing the invention. Such details should not be usedto limit the invention to the particular embodiments described becauseother variations and embodiments are possible while staying within thescope of the invention. Furthermore, although numerous details are setforth in order to provide a thorough understanding of the embodiments ofthe invention, it will be apparent to one skilled in the art that thesespecific details are not required in order to practice the embodimentsof the invention.

In the following description, particular components, circuits, statediagrams, software modules, systems, timings, etc. are described forpurposes of illustration. It will be appreciated, however, that otherembodiments are applicable to other types of components, circuits, statediagrams, software modules, systems, and/or timings, for example.

With reference to FIG. 1, in one embodiment, an integrated circuitdevice such as a processor, for example, initiates a transition to azero voltage power management state at block 105. The zero voltage powermanagement state may be, for example, a Deeper Sleep state in accordancewith the Advanced Configuration and Power Interface (ACPI)Specification, Revision 2.0a dated Mar. 31, 2002 (and published byCompaq Computer Corporation, Intel Corporation, Microsoft Corporation,Phoenix Technologies Ltd., and Toshiba Corporation). During thistransition, the critical state of the processor is saved (block 110).The critical state of the processor includes state variables associatedwith the architectural, micro-architectural, debug state, and/or similarstate variables associated with that processor. The operating voltage ofthe processor is subsequently reduced to approximately zero such thatthe processor is in a very deep sleep state that has very low powerconsumption characteristics (block 115). Hereinafter reference to thestate or critical state of the processor or CPU will be meant to includestate variables associated with the processor or CPU.

Subsequently, in response to receiving a request to exit the zerovoltage power management state, the processor exits the zero voltagepower management at a higher reference operating voltage at block 120.The critical state variables associated with the processor are alsorestored (block 125). It should be noted that for some embodiments, thereference operating voltage may be a minimum active state operatingvoltage, for example.

Further details of this and other embodiments are provided in thedescription that follows.

Embodiments of the invention may be implemented in one or a combinationof hardware, firmware, and software. Embodiments of the invention mayalso be implemented in whole or in part as instructions stored on amachine-readable medium, which may be read and executed by at least oneprocessor to perform the operations described herein. A machine-readablemedium may include any mechanism for storing or transmitting informationin a form readable by a machine (e.g., a computer). For example, amachine-readable medium may include read only memory (ROM); randomaccess memory (RAM); magnetic disk storage media; optical storage media;flash memory devices; electrical, optical, acoustical or other form ofpropagated signals (e.g., carrier waves, infrared signals, digitalsignals, etc.), and others.

FIGS. 2A and 2B are block diagrams of an exemplary system 200 that mayimplement the zero voltage power management state transition approach ofone or more embodiments. It should be noted that FIG. 2 is divided into2A and 2B. The system 200 may be a notebook or laptop computer system,or may be any different type of mobile electronic system such as amobile device, personal digital assistant, wireless telephone/handset ormay even be a non-mobile system such as a desktop or enterprisecomputing system. Other types of electronic systems are also within thescope of various embodiments.

The system 200 includes a processor 205, a platform-level clockgenerator 211, a voltage regulator 212 coupled to the processor 205, amemory control hub 215 coupled to the processor 205 over a bus 217, amemory 220 which may comprise one or more of random access memory (RAM),flash memory and/or another type of memory, an input/output (I/O)control hub 225 coupled to the memory control hub 215 over a bus 227,and a mass storage device 230 coupled to the I/O control hub 225 over abus 232. Although, system 200, in one embodiment, may be a mobile devicewith the subsystems described, it should be appreciated that system 200may be a different type of mobile device or a non-mobile device, withmore or less than the subsystems described.

In one embodiment, the processor 205 may be an Intel® architecturemicroprocessor such as, for example, a follow-on processor to the IntelPentium® M processor including one or more processing cores (e.g. 320and 322) and at least one execution unit 310 to process instructions.For such embodiments, the processor 205 may include Intel SpeedStep®technology or another power management-related technology that providesfor two or more voltage/frequency operating points. An associatedclock/power management unit 350 may be included in the processor 205 tocontrol transitions between two or more of the voltage/frequency pairs.

In other embodiments, the processor 205 may be a different type ofprocessor such as a digital signal processor, an embedded processor, ora microprocessor from a different source.

Further, processor 205 may include a dedicated cache memory 340 (e.g.synchronous random access memory (SRAM)) that may be used to store theprocessor's critical state variables when the processor enters thezero-voltage sleep state, as will be described. Cache memories may bebuilt into the processor's chip or packaged within the same housing asthe processor chip.

Where Intel SpeedStep® technology or another type of power managementtechnology is included on the processor 205, the availablevoltage/frequency pairs associated with the technology include a minimumvoltage/frequency pair corresponding to a minimum active mode operatingvoltage and a minimum operating frequency associated with the processor205 for a fully functional operational mode. These may be referred toherein as the minimum operating voltage and minimum operating frequencyor minimum active mode operating voltage and frequency, respectively.Similarly, a maximum operating voltage and frequency may be defined.Other available voltage frequency pairs may be referred to as operatingvoltage/frequency pairs or simply other voltage/frequency orfrequency/voltage pairs.

Zero voltage entry/exit logic 354 may also be included in processor 205,either within or outside of the power management logic 350, to controlentry into and exit from the zero voltage sleep state, also referred toherein as the C6 state. The low-power zero voltage processor sleep statewill be described in more detail hereinafter.

A voltage identification (VID) memory 352 that is accessible by the zerovoltage entry/exit logic 354 may be included to store a voltageidentification code look-up table. The VID memory may be an on-chip oroff-chip register or another type of memory, and the VID data may beloaded into the memory via software, basic input/output system (BIOS)code 278 (which may be stored on a firmware hub 279 or in anothermemory), an operating system, other firmware and/or may be hardcoded,for example. Alternatively, a software look-up table including VID andrelated data may be otherwise accessible by the logic 350. The VIDinformation may also be stored on the CPU as fuses (e.g., programmableROMs (PROMs)).

An analog-to-digital converter (ADC) 356 may also be provided as part ofthe zero voltage entry/exit logic 350 to monitor a voltage supply leveland provide an associated digital output as described in more detailbelow.

Voltage regulator 212 provides a supply operating voltage to theprocessor 205 and may be in accordance with a version of the IntelMobile Voltage Positioning (IMVP) specification such as the IMVP-6specification, for example. For such embodiments, the voltage regulator212 is coupled to receive VID signals from the processor 205 over a bus235 and, responsive to the VID signals, provides an associated operatingvoltage to the processor 205 over a signal line 240. The voltageregulator 212 may include zero voltage sleep logic 302 that isresponsive to one or more signals to reduce voltage 240 to the processor205 to a zero state and then ramp the voltage to the processor back upagain after exiting the zero voltage sleep state. For other embodiments,a different type of voltage regulator may be used, including a voltageregulator in accordance with a different specification. Further, forsome embodiments, the voltage regulator may be integrated with anothercomponent of the system 200 including the processor 205. It should beappreciated that the voltage regulator may or may not be integrated withthe CPU dependent upon design considerations.

The memory control hub 215 may include both graphics and memory controlcapabilities and may alternatively be referred to herein as a graphicsand memory control hub (G/MCH) or a North bridge. The graphics andmemory control hub 215 and the I/O control hub 225 (which also may bereferred to as a South bridge) may be collectively referred to as thechipset. For other embodiments, chipset features may be partitioned in adifferent manner and/or may be implemented using a different number ofintegrated circuit chips. For example, for some embodiments, graphicsand memory control capabilities may be provided using separateintegrated circuit devices.

The I/O control hub 225 of one embodiment includes power managementstate control logic 242, alternatively referred to herein as C-statecontrol logic. The power management state control logic 242 may controlaspects of the transitions between some power management and/or normaloperational states associated with the processor 205, eitherautonomously or in response to operating system or other software orhardware events. For example, for Intel® architecture processors forwhich at least active mode and power management states referred to asC0, C1, C2 and C4 are supported, the power management state controllogic 242 may at least partially control transitions between at least asubset of these states using one or more of a stop clock (STPCLK#),processor sleep (SLP#), deep sleep (DPSLP#), deeper stop (DPRSTP#),and/or stop processor (STPCPU#) signals as described in more detailbelow.

Also, in one embodiment, voltage from the I/O control hub 225 (V.sub.I/O349) may be provided to the processor 205 in order to provide sufficientpower to the dedicated cache memory 340 such that it can store thecritical state variables associated with the processor 205 while therest of the processor 205 is powered down by the reduction of theoperating voltage 240 down to a zero state.

For other types of architectures and/or for processors that supportdifferent power management and/or normal operational states, the powermanagement state control logic 242 may control transitions between twoor more different power management and/or normal operational statesusing one or more signals that may be similar to or different from thesignals shown in FIG. 2B.

The mass storage device 230 may include one or more compact discread-only memory (CD-ROM) drive(s) and associated disc(s), one or morehard drive(s) and associated disk(s) and/or one or more mass storagedevices accessible by the computing system 200 over a network. Othertypes of mass storage devices such as, for example, optical drives andassociated media, are within the scope of various embodiments.

For one embodiment, the mass storage device 230 stores an operatingsystem 245 that includes code 250 to support a current and/or afollow-on version of the Advanced Configuration and Power Interface(ACPI) specification. ACPI may be used to control some aspects of powermanagement as described in more detail below. The operating system 245may be a Windows™ or another type of operating system available fromMicrosoft Corporation of Redmond, Wash. Alternatively, a different typeof operating system such as, for example, a Linux operating system,and/or a different type of operating system-based power management maybe used for other embodiments. Further, the power management functionsand capabilities described herein as being associated with ACPI may beprovided by different software or hardware.

Also, it should be appreciated that system 200 may include a displaydevice, such as a cathode ray tube (CRT) or liquid crystal display(LCD), for displaying information to a user. Further, system 200 mayinclude an alphanumeric input device (e.g., a keyboard), includingalphanumeric and other keys, for communicating information and commandselections to processor 205. An additional user input device may becursor control device, such as a mouse, trackball, trackpad, stylus, orcursor direction keys, for communicating direction information andcommand selections to processor 205, and for controlling cursor movementon the display device.

Another device that may included with system is a hard copy device,which may be used for printing instructions, data, or other informationon a medium such as paper, film, or similar types of media. Furthermore,a sound recording and playback device, such as a speaker and/ormicrophone (not shown) may optionally be included in system 200 foraudio interfacing.

Where the system 200 is a mobile or portable system, a battery orbattery connector 255 may be included to provide power to operate thesystem 200 either exclusively or in the absence of another type of powersource. Additionally, for some embodiments, an antenna 260 may beincluded and coupled to the system 200 via, for example, a wirelesslocal area network (WLAN) device 261 to provide for wirelessconnectivity for the system 200.

(WLAN) device 261 may include a wireless communication module that mayemploy a Wireless Application Protocol to establish a wirelesscommunication channel. The wireless communication module may implement awireless networking standard such as Institute of Electrical andElectronics Engineers (IEEE) 802.11 standard, IEEE std. 802.11-1999,published 1999.

It should be appreciated that, in one embodiment, the processor 205 ofFIG. 2A may transition between various known C-states. The normaloperational state or active mode for the processor 205 is the C0 statein which the processor actively processes instructions. In the C0 state,the processor 205 is in a high-frequency mode (HFM) in which thevoltage/frequency setting may be provided by the maximumvoltage/frequency pair.

In order to conserve power and/or reduce thermal load, for example, theprocessor 205 may be transitioned to a lower power state wheneverpossible. For example, from the C0 state, in response to firmware, suchas microcode, or software, such as the operating system 245, or evenACPI software in some cases, executing a HALT or MWAIT instruction (notshown), the processor 205 may transition to the C1 or Auto-HALT state.In the C1 state, portions of the processor 205 circuitry may be powereddown and local clocks may be gated.

The processor may transition into the C2 state, also referred to as thestop grant or SLEEP state, upon assertion of the STPCLK# or similarsignal by the I/O controller 225, for example. The I/O controller 225may assert the STPCLK# signal in response to the operating system 245determining that a lower power mode may be or should be entered andindicating this via ACPI software 250. In particular, one or more ACPIregisters (not shown) may be included in the I/O controller 225 and theACPI software 250 may write to these registers to control at least sometransitions between states. During operation in the C2 state, portionsof the processor 205 circuitry may be powered down and internal andexternal core clocks may be gated. For some embodiments, the processormay transition directly from the C0 state into the C2 state.

Similarly, the processor 205 may transition into the C3 state, alsoreferred to as the Deep Sleep state, in response to the I/O controller225 or other chipset feature asserting a CPUSLP# signal and then aDPSLP# signal or other similar signals. In the Deep Sleep state, inaddition to powering down internal processor circuitry, all phase-lockloops (PLLs) in the processor 205 may be disabled. Further, for someembodiments, a STOP_CPU signal may be asserted by the input/outputcontroller 225 and received by the clock generator 211 to cause theclock generator to halt the clock signal CLK to the CPU 205.

In the system 200 of FIGS. 2A and 2B, a transition into the C4 state orinto a zero voltage sleep state may be undertaken in response to ACPIsoftware 250 detecting that there are no pending processor interrupts,for example. ACPI software may do this by causing the ICH 225 to assertone or more power management-related signals such as the exemplaryDeeper Stop (DPRSTP#) signal and the exemplary DPSLP# signal. The DeeperStop (DPRSTP#) signal is provided directly from the chipset to theprocessor and causes clock/power management logic 350 on the processorto initiate a low frequency mode (LFM). For the low frequency mode, theprocessor may transition to the minimum or another low operatingfrequency, for example.

According to some embodiments of the invention, as will be describedhereinafter, assertion of the DPRSTP# signal may further cause theinternal VID target to be set to a zero voltage level, resulting in azero operational voltage being applied to the processor 205 by thevoltage regulator 212, such that the processor transitions into a verydeep sleep state that has very low power consumption characteristics.

According to one embodiment of the invention, an integrated circuit suchas processor 205, for example, may initiate a transition to a zerovoltage power management state. In one example, processor 205 may be acentral processing unit (CPU) 205. Further, the zero voltage managementstate may be, for example, a deeper sleep state in accordance with ACPIstandards. During this transition, the critical state of the CPU 205 maybe saved. For example, critical state variables associated with the CPU205 may be saved in dedicated cache memory (e.g. SRAM) 340.

The operating voltage of the CPU 205 may be subsequently reduced to zerosuch that the CPU 205 is in a very deep sleep state that has very lowpower consumption characteristics. Particularly, the voltage regulator212 utilizing zero voltage sleep state logic 302 may reduce theoperating voltage 240 down to zero. As previously discussed, this may bedone in conjunction with zero voltage entry/exit logic 354 ofclock/power management logic 350 of CPU 205.

In one embodiment, this zero voltage power management state, whenimplemented in conjunction with ACPI standards, may be referred to asthe C6 state.

Subsequently, in response to receiving a request to exit the zerovoltage power management state, the CPU 205 exits the zero voltage powermanagement state at a higher reference operating voltage. Particularly,under the control of zero voltage entry/exit logic 354 of CPU 205 andzero voltage sleep logic 302 of voltage regulator 212, as previouslydescribed, voltage regulator 212 may raise the reference operatingvoltage 240 to a suitable level such that the CPU 205 may operateproperly. The critical state variables of CPU 205 are then restored fromthe dedicated cache memory 340.

Thus, the power management scheme allows the CPU 205 to save its state,turn off the power and then wake up when necessary, restore the criticalstate, and continue where the CPU left off. This may be done, in someembodiments, without explicit support from the operating system 245, andmay be accomplished with an extremely short latency period.

More particularly, in one embodiment, in the zero voltage processorsleep state, (which may be referred to as a C6 state in accordance withACPI standards), the critical state of the CPU 205 is saved in dedicatedsleep state SRAM cache 340, which may be powered off the I/O powersupply (V.sub.I/O) 349, while the core operating voltage 240 for the CPU205 is taken down to approximately 0 Volts. At this point, the CPU 205is almost completely powered off and consumes very little power.

Upon an exit event, the CPU 205 indicates to the voltage regulator 212to ramp the operating voltage 240 back up (e.g. with a VID code 235),relocks the phase lock loop (PLLs) and turns the clocks back on viaclock/power management logic 350 and zero voltage entry/exit logic 354.Further, CPU 205 may perform an internal RESET to clear states, and maythen restore the state of the CPU 205 from the dedicated sleep stateSRAM cache 340, and CPU 205 continues from where it left off in theexecution stream. These operations may be done in a very small timeperiod (e.g., approximately 100 microseconds), in CPU 205 hardware, suchthat it is transparent to the operating system 245 and existing powermanagement software infrastructure.

In one embodiment, this methodology is particularly suited for a CPU 205having multiple processor cores. In this example, core 320 (e.g. Core#0) and core 322 (e.g. Core #1), i.e. a dual-core CPU, will be discussedas an example. However, it should be appreciated that any suitablenumber of CPU cores may be utilized. In the dual-core structure, the CPUcores 320 and 322 utilize a shared cache 330. For example, this sharedcache 330 may be a level 2 (L2) cache 320 that is shared by the cores320 and 322.

Further, each core 320 and 322 includes a core ID 321, microcode 323, ashared state 324, and a dedicated state 325. The microcode 323 of thecores 320 and 322 is utilized in performing the save/restore functionsof the CPU state and for various data flows in the performance of thezero voltage processor sleep state in conjunction with the zero voltageentry/exit logic 354 of the clock/power management logic 350 of CPU 205.Further, dedicated sleep state SRAM cache 340 is utilized to save thestates of the cores, as will be described in more detail below.

It will be appreciated that the system 200 and/or other systems ofvarious embodiments may include other components or elements not shownin FIGS. 2A and 2B and/or not all of the elements shown in FIGS. 2A and2B may be present in systems of all embodiments.

Turning briefly to FIG. 3, FIG. 3 is a block diagram illustrating anexample of dedicated sleep state SRAM cache 340 and an SRAM interface364, according to one embodiment of the present invention. The dedicatedsleep state SRAM cache 340 may store state variables associated with thearchitectural, micro-architectural, debug state, and microcode patchwhen CPU 205 is in the zero voltage sleep state (e.g. the C6 state)previously described.

In one example, the size of the SRAM 340 may be 8 KB per CPU core andmay be 32 bits wide and may be clocked by the clock/power managementlogic 350. As previously discussed, the dedicated sleep state SRAM cache340 may be powered by I/O voltage (V.sub.I/O 349) such that its contentsare retained when the operating voltage for the CPU 205 is shut off.

The dedicated sleep state SRAM 340 may be structured as 2K entries of 32bits each and may have ECC protection for single bit error detection andcorrection. The data path may be 32 bits and support a 2-cycle latencyinto the array. As can be seen in FIG. 3, the SRAM interface 364 mayinclude a 32 bit data bus from a data buffer 370 which utilizes 32 bitdata.

In one example, a control register bus interface may be utilized tointerface to the microcode in a simple fashion by utilizing a front endcluster interface to reduce the complexity of addressing the SRAM. Theinterface may use 2K control registers and a two-level addressingscheme. Two registers may be defined to address the SRAM—the first maybe a SRAM base register and the second may be an SRAM data register.Microcode may initialize the base register before starting to access theSRAM. The content of the base register may be used as an index into theSRAM for the next read/write to the data register. After every access tothe data register, the index into the SRAM may be auto-incremented byone.

As illustrated in FIG. 3, in one example, the SRAM interface 364 mayinclude a data buffer 370 that buffers 32 bit data into and out of SRAM340 based upon read/write enablement signals from address decoder 380.Address decoder 380 may also enable a write enable to base register 382and a reset pointer. Base register 382 may be used to increment register384 which operates on SRAM 340 by a 12 bit pointer and a 2 bitread/write enable. The content of the base register 382 may be used asan index into the SRAM for the next read/write to the data register.After every access to the data register, the index into the SRAM may beauto-incremented by one. Further, based on a reset pointer, register 384may reset the SRAM.

Turning now to FIG. 4, FIG. 4 is a flow diagram illustrating a process400 that may be utilized to enter the zero voltage processor sleepstate, according to one embodiment of the present invention. In oneembodiment, the following series of operations may be directed by themicrocode 323 of the CPU cores 320 and 322 of CPU 205. In the ACPIembodiment, setting forth the C6 state, the entry into the zero voltageprocessor sleep state may be initiated via an MWAIT instruction, aspreviously discussed.

From a software point of view, each CPU core 320 or 322 mayindependently execute the MWAIT instruction. However, in one embodiment,the CPU cores 320 and 322 utilize an L2 shared cache 330 and the samevoltage plane. Hence, in this embodiment, there needs to be hardwarecoordination in the CPU 205 for package level C states, andparticularly, the C6 state.

In this embodiment, each core 320 and 322 may execute an MWAITinstruction, and the initializing CPU core goes into a waiting state(e.g. CC6) and waits for the other core to get into the CC6 state aswell, before the whole package (e.g. including both cores 320 and 322)may transition into what may be termed the package C6 sleep state.

Looking particularly at FIG. 4, an illustration of entry into the zerovoltage processor sleep state is provided. As shown in FIG. 4, each coreindependently performs a state save when the zero voltage processorsleep state is initiated. Particularly, looking at CPU core #0 320, thefirst CPU core #0 is active (circle 402) and then a command for a zerovoltage sleep state is initiated (e.g. via a sleep or MWAIT instruction)(circle 404). Responsive to this, the state of CPU core 320 is saved atcircle 406 to dedicated cache memory 340. This includes the dedicatedstate 325 and the shared state 324. CPU core 320 then goes into a firstsleep state 408 (e.g. CC6) in which it waits for the other core to getinto the CC6 state as well, before the whole package can transition intothe overall package sleep state (e.g. C6).

In the same manner, the other CPU core (e.g. CPU core #1 322) likewisecommands a sleep instruction (e.g. MWAIT) at circle 414 and its state(e.g. both its shared state 324 and dedicated state 325) is also storedto the dedicated cache memory 340 (circle 418). However, in this case,since this is the last core to go into a sleep state, the shared cache330 is also shrunk and saved to dedicated cache memory 340 (circle 416).Then at circle 420, the second CPU core 322 likewise enters a sleepstate (e.g. CC6).

It should be noted that the microcode 323 of the CPU cores 320 and 322may generally need to know which control registers need to be saved andrestored for the zero voltage processor sleep state. The list of theregisters may be a subset of the total registers on the CPU 205. Forexample, the list may be saved as a bit vector (e.g. 1024 bits long).Each bit in the vector may correspond to one control register in thecontrol register address base. For example, microcode may translate thebit position into the control register address and save/restore theregister if the bit is “1” and skip it if the bit is a “0”. If a controlregister requires special handling, the save/restore bit in the vectormay be set to “0” and the save/restore handled by special microcodesflow outside of the main save/restore loop.

After microcode operations have been performed, as previously discussed,the zero voltage entry/exit logic 354 of the clock/power managementlogic 350 takes over the data flows (e.g. C6 flows). Particularly, thisoccurs after the microcode operations are finished as to state saves(406 and 418) and after each CPU core 320 and 322 has reached anindividual sleep state 408 and 420 (e.g. CC6 state).

At this point, all the required state of the CPU 205 has been saved orflushed from the CPU 205. The zero voltage entry/exit logic 354 of theclock/power management logic 350 then initiates an external platformlevel entry sequence (e.g. a C6) sequence by performing an I/O registerread from the ICH 225. In one embodiment, this may be the ACPI definedmethod of entering CPU “C” states.

The sequence of events from the external bus perspective from this pointis shown in FIG. 4. The I/O commands 410 may be issued from the ICH225/MCH 215. Particularly, a stop clock signal may be asserted at circle430 (e.g. STPCLK#). Then, a sleep signal may be asserted. (circle 431)(e.g. SLP#). Further, at circle 432, a deep sleep signal may be asserted(DPSLP#). These commands are issued in the previously-described ordersuch that the CPU 205 responds by shutting off its internal clockdistribution and then the PLLs.

When at circle 435, a deeper stop signal is asserted (e.g. DPRSTP#), theCPU 205 switches its VID to a zero voltage level in order to tell thevoltage regulator 212 to remove power and that it is safe to do so. Thismay be referred to as a C6 VID. In this way, power is deasserted.However, it should be appreciated that instead of zero volts, anotherwise very small amount of voltage may be chosen as the VID.

It should be appreciated that instead of an exact zero voltage level,the voltage level may set to an “approximately zero voltage level.” Thisapproximately zero voltage level may be a very low voltage level, suchas 0.3V or 0.5V. In some embodiments, such a very low approximately zerovoltage level may optimize entry and exit latencies to and from thesleep state, respectively. Additionally, it should be appreciated, thatthe approximately zero voltage level may chosen for the system (e.g. insilicon) during manufacturing (e.g. after a tape-out) and may beprogrammed differently during different steppings and revisions of theCPU.

The package of CPU cores (e.g. core 320 and core 322) is considered tobe in a package sleep state (C6) at circle 440 when the operatingvoltage 240 from voltage regulator 212 reaches zero volts or anothernominally small level. It should be noted that since there is no activedevice pulling down the operating voltage, it simply drifts down slowlyas the charge leaks away due to the CPU 205 leakage. Thus, the CPU 205has entered the zero voltage package sleep state (C6). It should beappreciated that the sequence of operations previously described may beeffectuated in a variety of different orders, and that the previouslydescribed order of operations is just one example.

Turning now to FIG. 5, FIG. 5 is a flow diagram illustrating an exampleof a process 500 for an exit sequence from the zero voltage processorsleep state. Typically, an exit out of the zero voltage processor sleepstate begins when the chipset detects an event that necessitates wakingup the CPU 205—most likely an interrupt event. However, it should benoted that the chipset may proceed with master accesses to memorywithout waking up the CPU when doing snoops. The sequence of externalevents and handshakes that occur between the chipset and the CPU 205during an exit from the zero voltage processor sleep state will bediscussed with reference to FIG. 5. Particularly, this sequence may beconsidered the reverse of what happens during the previously-describedentry phase.

From the package sleep state (C6) (circle 440) in one embodiment, thedeeper stop signal (DPRSTP#) is deasserted (circle 502) which isdetected by the CPU 205 and the zero voltage entry/exit logic 354 of theclock/power management logic 350 such that the low frequency mode (LFM)VID is sent to the voltage regulator 212. This indicates to the voltageregulator 212 to drive the core operational voltage back up to therequired VID.

At a predetermined time (e.g. controlled by timers in the ICH 225), asignal to assert the clocks back on is asserted and the deep sleep(DPSLP#) signal is de-asserted (circle 505), which initiates the PLLs ofthe clock/power management logic 350. After this, CPU 205 initiates aninternal RESET (circle 506). After this reset is complete, CPU 205 hasthe power and clocks engaged and is ready to restore the critical statevariables associated with the CPU 205.

As an example, in the ACPI embodiment, typically during a C-state exitevent, CPU 205 waits until the STPCLK# deassertion to do anythinginternally within the CPU. However, according to embodiments of thepresent invention, in the zero voltage processor sleep state (e.g. C6)due to the longer latency of restoring the states, etc., STPCLK# isoverridden and a state restore (circle 510 and circle 530) for therespective cores 320 and 322 of the CPU 205 is begun in preparation ofthe C6 exit as soon as the power and clocks are available. Once thestates of the cores 320 and 322 are restored, CPU 205 is ready tocontinue from where it stopped. Microcode 323 from both of the cores 320and 322 of the CPU 205 are reset (circles 512 and 532), respectively.

However, neither of the CPU cores 320 and 322 become active (circles 514and 534), respectively, and being executing instructions, until thesleep signal is de-asserted (circle 540) and the stop clock signal(STPCLK#) is de-asserted. However, once the stop clock is de-assertedand the sleep signal is deasserted, both the CPU 205 and cores 320 and322 and the chipset are all powered on and are operational, and bothcores become active (circle 514 and circle 534). CPU 205 then typicallybegins some code fetches since its caches are empty and then will beginnormal operations. More particularly, both cores are woken up in the C0state. The operating system may determine which CPU core will handleevents and the other core may be put back into a sleep state soonthereafter.

Advantageously, as explained earlier, because CPU 205 does the majorityof C-state coordination in hardware, software can independently requestto enter the zero voltage processor sleep state (e.g. C6) in each corewithout any software coordination with the other core. Moreparticularly, by utilizing the zero voltage processor sleep state (e.g.C6) the power required by the CPU 205 in the sleep state is reducedvirtually to zero.

Also, in the ACPI embodiment, in which the C6 state is described, anefficient method to achieve the state save and the restoration of theshared state 324 of the cores 320 and 322 of processor 205 using a coreID field 321 is also disclosed. This method serves as thesynchronization for the core exit into C0. The core identifiers 321 maybe hardwired into each core 320 and 322 via fuses and may be availableat all times to the cores of the CPU 205.

Both the cores 320 and 322 may save the dedicated state 325 and theshared state 324 at the time of entry. The cores 320 and 322 preferablywill not use any ordering method (like a semaphore) during the statesave. At the end of the state save, each core may record its unique coreidentifier 321 in a hardware state.

When the second core completes its state save, that core may write itsunique core identifier 321 in the same hardware state, effectivelyoverriding the core identifier of the first core. This hardware statethat contains the core identifier will be saved during the C6 residenceby powering it with an always ON power source. At C6 exit, as previouslydiscussed, when the cores 320 and 322 perform state restore, the coreidentifier that matches the stored core identifier will be allowed toperform the restore of the shared state 324. Both cores 320 and 322 mayperform the restore of the dedicated state 325. The cores will thenaccess the stored core identifier 321 to check whether they need toperform the restore of the stored state. Merely one core needs to beallowed to perform the restore. The other cores may wait while theshared state 324 is being restored. When the restore is complete, boththe cores proceed to the C0 state.

In one embodiment, the cores 320 and 322 may use a hardware semaphore“C6 order semaphore” to ensure exclusive access to the core identifier321 field during restore. An example of pseudo-code to enable the sharedstate restore is provided below:

Core that went into CC6 firstRestore dedicated state

Grab C6 Order Semaphore

Read C6 wakeup.coreIDMatch C6 wakeup.coreID against own coreIDNo match, release C6 Order Semaphore

Restore_Complete: Wait

Read C6 wakeup.coreIDIf coreID !=00 jump to Restore_CompleteIf coreID=0 jump to instruction after mwaitCore that went into CC6 lastRestore dedicated state

Grab C6 Order Semaphore

Read C6 wakeup.coreIDMatch C6 wakeup.core ID against own coreIDMatch, lock C6 Order SemaphoreGo to shared state restore

It will be appreciated that, while exemplary embodiments have beendescribed in reference to zero voltage processor sleep state thattransitions into and out of a deeper sleep C6 state associated with acentral processing unit and voltage regulator, that various embodimentsmay be applied to different types of power management configurationsand/or for different types of integrated circuits. Further, althoughvoltage control is accomplished using VID signals for the exemplaryembodiments described herein, other approaches to providing voltagecontrol are within the scope of various embodiments.

Thus, various embodiments of a method and apparatus for a zero voltageprocess sleep state are described. In the foregoing specification,embodiments of the invention have been described with reference tospecific exemplary embodiments thereof. It will, however, be appreciatedthat various modifications and changes may be made thereto withoutdeparting from the broader spirit and scope of the invention as setforth in the appended claims. Thus, the specification and drawings are,accordingly, to be regarded in an illustrative rather than a restrictivesense.

We claim:
 1. A multi-core processor comprising: a memory to store avoltage identification value; a plurality of phase-locked loops; and afirst processor core and a second processor core coupled to the memoryand the plurality of phase-locked loops; wherein the first processorcore and the second processor core each support a core C6 (CC6) state inwhich a core state of a corresponding processor core is saved to a cachememory; and wherein the multi-core processor supports a package sleepstate (C6) in which the phase-locked loops (PLLs) are powered down and avoltage level provided to the multi-core processor is transitioned to avalue corresponding to the voltage identification value after the firstprocessor core and the second processor core have entered the core C6(CC6) state.
 2. The multi-core processor as in claim 1 furthercomprising: power management logic to cause the second core to remain inan active state when the first core enters the CC6 state and to maintainpower to the cache memory to be accessed by the second core and topreserve data associate with the first core when the first core isplaced in the CC6 state.
 3. A mobile system comprising: an operatingsystem; a battery; a wireless communication module; and a multi-coreprocessor to include a first processor core and a second processor core;the first processor core to save a state of the first processor core ina memory and to enter a mode in which the first processor core ispowered off; the second processor core to save a state of the secondprocessor core in a memory and to enter a mode in which the secondprocessor core is powered off; and cache memory of the processor, thecache memory to remain powered when the first processor core is poweredoff; the first processor core to restore the saved state of the firstprocessor core in response to the first processor core entering a modein which the first processor core is powered; the second processor coreto restore the saved state of the second processor core in response tothe second processor core entering a mode in which the second processorcore is powered; and wherein the state of the first processor is toinclude architectural state information associated with the firstprocessor and the state of the second processor is to includearchitectural state information associated with the second processor. 4.A system comprising: a graphics circuitry; a wireless communicationblock; a multi-core processor to include a first processor core and asecond processor core; the first processor core to save a state of thefirst processor core in a memory and to enter a mode in which the firstprocessor core is powered off; the second processor core to save a stateof the second processor core in a memory and to enter a mode in whichthe second processor core is powered off; and cache memory of theprocessor, the cache memory to remain powered when the first processorcore is powered off; the first processor core to restore the saved stateof the first processor core in response to the first processor coreentering a mode in which the first processor core is powered; the secondprocessor core to restore the saved state of the second processor corein response to the second processor core entering a mode in which thesecond processor core is powered; and wherein the state of the firstprocessor is to include architectural state information associated withthe first processor and the state of the second processor is to includearchitectural state information associated with the second processor. 5.An processor comprising: a first core to execute sequences ofinstructions; a second core to execute sequences of instructions; ashared cache accessible by both the first core and the second core;power management logic to cause the first core to be powered down whilethe second core remains in an active state, to maintain power to theshared cache to be accessed by the second core and to preserve dataassociate with the first core when the first core is powered down; andan execution unit to execute at least one instruction to reduceconsumption of the processor to enter into a low power state.